Skip to content

Latest commit

 

History

14 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 

Repository files navigation

Advanced Logic Synthesis

This is "NTHU CS6132 Advanced Logic Synthesis" course project.

⭐⭐⭐ IF THIS REPO HELPS YOU, PLEASE GIVE ME A STAR! ⭐⭐⭐

Final Project: Technology Mapping

Implement a two-stage algorithm for technology mapping in FPGA design.

About

NTHU CS6132 Advanced Logic Synthesis Course Project (include Technology Mapping)

Topics

Resources

Stars

11 stars

Watchers

1 watching

Forks

Contributors

Languages